March 2001 Revised May 2004

FIN1028 3.3V LVDS 2-Bit High Speed Differential Receiver

General Description

FAIRCHILD

SEMICONDUCTOR

This dual receiver is designed for high speed interconnects utilizing Low Voltage Differential Signaling (LVDS) technology. The receiver translates LVDS levels, with a typical differential input threshold of 100 mV, to LVTTL signal levels. LVDS provides low EMI at ultra low power dissipation even at high frequencies. This device is ideal for high speed transfer of clock and data.

The FIN1028 can be paired with its companion driver, the FIN1027, or any other LVDS driver.

Features

- Greater than 400Mbs data rate
- 3.3V power supply operation
- 0.4ns maximum differential pulse skew
- 2.5ns maximum propagation delay
- Low power dissipation
- Power-Off protection
- Fail safe protection for open-circuit, shorted and terminated conditions
- Meets or exceeds the TIA/EIA-644 LVDS standard
- Flow-through pinout simplifies PCB layout

Ordering Code:

Order Number	Package Number	Package Description		
FIN1028M (Note 1)	M08A	8-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow		
FIN1028K8X (Preliminary)		8-Lead US8, JEDEC MO-187, Variation CA 3.1mm Wide [TAPE and REEL]		
		8-Terminal Molded Leadless Package (MLP) Dual, MO-229, 2mm Square [TAPE and REEL]		

Note 1: Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

Pin Descriptions

Pin Name	Description	
R _{OUT1} , R _{OUT2}	LVTTL Data Outputs	
R _{IN1+} , R _{IN2+}	Non-inverting LVDS Inputs	
R _{IN1-} , R _{IN2-}	Inverting LVDS Inputs	
V _{CC}	Power Supply	
GND	Ground	


Function Table

Input	Outputs		
R _{IN+}	R _{IN+}	R _{OUT}	
L	н	L	
Н	L	Н	
Fail Safe	Condition	Н	

H = HIGH Logic Level L = LOW Logic Level


Fail Safe = Open, Shorted, Terminated

Connection Diagrams





Terminal Assignments for MLP



© 2004 Fairchild Semiconductor Corporation DS500503

Absolute Maximum Ratings(Note 2)

Supply Voltage (V _{CC})	-0.5V to +4.6V
DC Input Voltage (R _{INx+} , R _{INx-})	-0.5V to +4.7V
DC Output Voltage (R _{OUTx})	-0.5V to +6V
DC Output Current (I _O)	16 mA
Storage Temperature Range (T_{STG})	-65°C to +150°C
Max Junction Temperature (T _J)	150°C
Lead Temperature (T _L)	
(Soldering, 10 seconds)	260°C
ESD (Human Body Model)	≥ 6500V
ESD (Machine Model)	≥ 300V

Recommended Operating Conditions

Supply Voltage (V _{CC})	3.0V to 3.6V
Input Voltage (V _{IN})	0 to V _{CC}
Magnitude of Differential Voltage	
(V _{ID})	100 mV to $\rm V_{\rm CC}$
Common-mode Input Voltage	
(V _{IC})	0.05V to 2.35V
Operating Temperature (T _A)	$-40^{\circ}C$ to $+85^{\circ}C$

Note 2: The "Absolute Maximum Ratings": are those values beyond which damage to the device may occur. The databook specifications should be met, without exception, to ensure that the system design is reliable over its power supply, temperature and output/input loading variables. Fairchild does not recommend operation of circuits outside databook specification.

DC Electrical Characteristics

Over supply voltage and operating temperature ranges, unless otherwise specified

Symbol	Parameter	Test Conditions	Min	Typ (Note 3)	Мах	Units
V _{TH}	Differential Input Threshold HIGH	See Figure 1 and Table 1			100	mV
V _{TL}	Differential Input Threshold LOW	See Figure 1 and Table 1	-100			mV
I _{IN}	Input Current	$V_{IN} = 0V \text{ or } V_{CC}$			±20	μΑ
I _{I(OFF)}	Power-OFF Input Current	$V_{CC} = 0V, V_{IN} = 0V \text{ or } 3.6V$			±20	μΑ
V _{OH}	Output HIGH Voltage	$I_{OH} = -100 \ \mu A$	V _{CC} -0.2			V
		$I_{OH} = -8 \text{ mA}$	2.4			v
V _{OL}	Output LOW Voltage	I _{OH} = 100 μA			0.2	V
		I _{OL} = 8 mA			0.5	v
V _{IK}	Input Clamp Voltage	I _{IK} = -18 mA	-1.5			V
I _{CC}	Power Supply Current	$(R_{IN+} = 1V \text{ and } R_{IN-} = 1.4V) \text{ or }$			9	mA
		$(R_{IN+} = 1.4V \text{ and } R_{IN-} = 1V)$			9	1114
CIN	Input Capacitance			4		pF
COUT	Output Capacitance			6		pF

Note 3: All typical values are at $T_A = 25^{\circ}C$ and with $V_{CC} = 3.3V$.

AC Electrical Characteristics

Over supply voltage and operating temperature ranges, unless otherwise specified


Symbol	Parameter	Test Conditions	Min	Typ (Note 4)	Max	Units
t _{PLH}	Differential Propagation Delay LOW-to-HIGH		0.9		2.5	ns
t _{PHL}	Differential Propagation Delay HIGH-to-LOW		0.9		2.5	ns
t _{TLH}	Output Rise Time (20% to 80%)	$ V_{ID} = 400 \text{ mV}, C_L = 10 \text{ pF},$		0.5		ns
t _{THL}	Output Fall Time (80% to 20%)	See Figure 1 and Figure 2		0.5		ns
t _{SK(P)}	Pulse Skew t _{PLH} - t _{PHL}				0.4	ns
t _{SK(LH)} , t _{SK(HL)}	Channel-to-Channel Skew (Note 5)				0.3	ns
t _{SK(PP)}	Part-to-Part Skew (Note 6)	1			1.0	ns

Note 4: All typical values are at $T_A=25^\circ C$ and with $V_{CC}=3.3 V.$

Note 5: $t_{SK(LH)}$, $t_{SK(HL)}$ is the skew between specified outputs of a single device when the outputs have identical loads and are switching in the same direction.

Note 6: t_{SK(PP)} is the magnitude of the difference in propagation delay times between any specified terminals of two devices switching in the same direction (either LOW-to-HIGH or HIGH-to-LOW) when both devices operate with the same supply voltage, same temperature, and have identical test circuits.





Note A: All input pulses have frequency = 10 MHz, t_R or t_F = 1 ns Note B: C_L includes all probe and fixture capacitances

FIGURE 1. Differential Driver Propagation Delay and Transition Time Test Circuit

TABLE 1. Receiver Minimum and Maximum Input Threshold Test Voltages

Applied Voltages (V)		Resulting Differential Input Voltage (mV)	Resulting Common Mode Input Voltage (V)		
V _{IA}	V _{IB}	V _{ID}	V _{IC}		
1.25	1.15	100	1.2		
1.15	1.25	-100	1.2		
2.4	2.3	100	2.35		
2.3	2.4	-100	2.35		
0.1	0	100	0.05		
0	0.1	-100	0.05		
1.5	0.9	600	1.2		
0.9	1.5	-600	1.2		
2.4	1.8	600	2.1		
1.8	2.4	-600	2.1		
0.6	0	600	0.3		
0	0.6	-600	0.3		






FIGURE 2. AC Waveforms


www.fairchildsemi.com

3





4






6







FIN1028

